<u>-`</u> .		OIPE		·								
Form PTO-1449	(Modified)	APR 2 2 7002				Atty. Doc 1662-372 (P00-315	200	Serial No. 09/838,0	78			
INFORMATION DISCLOSURE STATEMENT BY APPLICANT  (Use several sheets if necessary)  Applicants  Shubbendu S. MUKHERJEE et al. 62												
APR 2 5 2002							April 19, 2001   2182 🔪 🗡					
REFERENCE DESIGNATION U.S. PATENT DOCUMENTS Technology Center 2100												
EXAMINER INITIAL		DOCUMENT DATE NAME CLASS SUB-			SUB- CLASS	FILING DATE IN APPROPRIATE						
B30	AA	5,758,142	05/26/98	McFarling et al.	39	95	586	05/31/94				
BIU	AB	5,933,860	08/03/99	Emer et al.	71	711 213		07/29/97				
FOREIGN PAT	FOREIGN PATENT DOCUMENTS											
		DOCUMENT NUMBER	DATE	COUNTRY	C	LASS	SUB- CLASS	Tran YES	islation NO			
OTHER ART (I	ncluding Auth	or, Title, Date, Per	tinent Pages, l	Etc.)			• · · · · · · · · · · · · · · · · · · ·					
B36	IER ART (Including Author, Title, Date, Pertinent Pages, Etc.)  M. Franklin, "Incorporating Fault Tolerance in Superscalar Processors," Proceedings of High Performance											
	AC	Computing, December, 1996.  A. Mahmood et al., "Concurrent Error Detection Using Watchdog Processors - A Survey," IEEE Trans. on										
<i>B</i> 20	AD	Computers, 37(2):160-174, February 1988.  J. H. Patel et al., "Concurrent Error Detection In ALU's by Recomputing With Shifted Operands," IEEE Trans.										
RX	AE	on Computers, 31(7):589-595, July 1982.  D. A. Reynolds et al., "Fault Detection Capabilities Of Alternating Logic," IEEE Trans. on Computers,										
830	AF	27(12):1093-1098, December 1978.										
B20	AG	E. Rotenberg et al., "Trace Cache: A Low Latency Approach To High Bandwidth Instruction Fetching," Proceedings of the 29th Annual International Symposium on Microarchitecture, pp. 24-34, December 1996.										
B30	AH	E. Rotenberg et al., "Trace Processors," 30th Annual International Symposium on Microarchitecture (MICRO-30), Dec. 1997.										
330	ΑĬ	. T. J. Slegel et al., "IBM's S/390 G5 Microprocessor Design," IEEE Micro, pp. 12-23, March/April 1999.										
RSO	AJ	J. E. Smith et al., "Implementing Precise Interrupts In Pipelined Processors," IEEE Trans. on Computers, •37(5):562-573, May 1988.										
BW	AK	G. S. Sohi et al., "A Study Of Time-Redundant Fault Tolerance Techniques For High-Performance Pipelined										
		Computers," Digest of Papers, 19th International Symposium on Fault-Tolerant Computing, pp. 436-443, 1989.  G. S. Sohi et al., "Instruction Issue Logic For High-Performance, Interruptible, Multiple Functional Unit,										
840	AL	Pipelined Computers," IEEE Transactions on Computers, 39(3):349-359, March 1990.  D. M. Tullsen, et al., "Simultaneous Multithreading: Maximizing On-Chip Parallelism," Proceedings of the 22nd										
BW	AM	Annual International Symposium on Computer Architecture, Italy, June 1995.  D. Tullsen et al., "Exploiting Choice: Instruction Fetch And Issue On An Implementable Simultaneous										
88	AN	D. Tullsen et al., "Exploiting Choice: Instruction Fetch And Issue On All Implementative Simulations Multithreading Processor," Proceedings of the 23rd Annual International Symposium on Computer Architecture (ISCA), May, 1996.										
\$70	AO	S. K. Reinhardt et al., "Transient Fault Detection Via Simultaneous Multithreading" (12 p.).										
870	AP	L. Spainhower et al., "IBM S/390 Parallel Enterprise Server G5 Fault Tolerance: A Historical Perspective," IBM J. Res. Develop. Vol. 43, No. 5/6, September/November 1999, pp. 863-873.										
BSO	AQ	M. Franklin, "A Study Of Time Redundant Fault Tolerance Techniques For Superscalar Processors" (5 p.).										
BSO	AR	K. Sundaramoorthy et al., "Slipstream Processors: Improving Both Performance And Fault Tolerance" (6 p.).										
EXAMINER DATE CONSIDERED 4/9						4/9/0	04					
EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP \$609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.												
ii												

Form PTO-1449	(Modified)					Atty. Docket	No. ) (P00-3159)	Serial No	Serial No.	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use several sheets if necessary)						Applicants Shubhendu S. MUKHERJEE et al.				
`					F	Filing Date	<del></del>	Group	700	
						Concurrently Herewith		Unknov	<u>√66</u>	
REFERENCE D	DESIGNATION	N U.S. PATENT DO	OCUMENTS	·			<del></del>	т	ř	
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	•	CLASS	SUB- CLASS	FILING DATE IF APPROPRIATE		
-										
	-									
		<del> </del>					+			
								<u> </u>		
			<del> </del>		-+		<del> </del>	<del>                                     </del>		
	<del> </del>						<del> </del>	<del>                                     </del>		
			<b></b>			-	-	ļ		
			<b> </b>				<del>                                     </del>	ļ		
								<u> </u>		
FOREIGN PAT	ENT DOCUM	ENTS								
		DOCUMENT NUMBER	DATE	COUNTRY		CLASS	SUB- CLASS	•		
					$\longrightarrow$					
					$\perp$					
OTHER ART (I	ncluding Auth	or, Title, Date, Per	tinent Pages,	Etc.)						
B 20	AA	AR-SMT: Microarchitectural Approach To Fault Tolerance In Microprocessors, Eric Rotenberg, (8 p.).								
		DIVA: A Dynar	тіс Арргоасі	ch To Microprocessor Verifica	cation, To	odd M. Austi				
820	AB			abmitted 2/2000; published 5/ EFor Deep Submicron Micros			Todd M. Aust	in, May/Ju	ne 1999	
B30	AC	DIVA: A Reliable Substrate For Deep Submicron Microarchitecture Design, Todd M. Austin, May/June 1999 (12 p.).								
								· 		
EXAMINER		DAT			DATE C	THE CONSIDERED $4/9/04$				
			- דטון ו							
				tation is in conformance with N ith next communication to the a	_		through citation	on if not in		